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ABSTRACT 
 
Infant mortality rate of field deployed photovoltaic (PV) modules may be 
expected to be higher than that estimated by standard qualification tests. The 
reason for increased failure rates may be attributed to the high system voltages. 
High voltages (HV) in grid connected modules induce additional stress factors 
that cause new degradation mechanisms. These new degradation mechanisms are 
not recognized by qualification stress tests. To study and model the effect of high 
system voltages, recently, potential induced degradation (PID) test method has 
been introduced. Using PID studies, it has been reported that high voltage failure 
rates are essentially due to increased leakage currents from active semiconducting 
layer to the grounded module frame, through encapsulant and/or glass. This 
project involved designing and commissioning of a new PID test bed at 
Photovoltaic Reliability Laboratory (PRL) of Arizona State University (ASU) to 
study the mechanisms of HV induced degradation.  
In this study, PID stress tests have been performed on accelerated stress 
modules, in addition to fresh modules of crystalline silicon technology. 
Accelerated stressing includes thermal cycling (TC200 cycles) and damp heat 
(1000 hours) tests as per IEC 61215. Failure rates in field deployed modules that 
are exposed to long term weather conditions are better simulated by conducting 
HV tests on prior accelerated stress tested modules. The PID testing was 
performed in 3 phases on a set of 5 mono crystalline silicon modules. In Phase-I 
of PID test, a positive bias of +600 V was applied, between shorted leads and 
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frame of each module, on 3 modules with conducting carbon coating on glass 
superstrate. The 3 module set was comprised of: 1 fresh control, TC200 and 
DH1000. The PID test was conducted in an environmental chamber by stressing 
the modules at 85°C, for 35 hours with an intermittent evaluation for Arrhenius 
effects. In the Phase-II, a negative bias of -600 V was applied on a set of 3 
modules in the chamber as defined above. The 3 module set in phase-II was 
comprised of: control module from phase-I, TC200 and DH1000. In the Phase-III, 
the same set of 3 modules which were used in the phase-II again subjected to 
+600 V bias to observe the recovery of lost power during the Phase-II.  
Electrical performance, infrared (IR) and electroluminescence (EL) were 
done prior and post PID testing. It was observed that high voltage positive bias in 
the first phase resulted in little/no power loss, high voltage negative bias in the 
second phase caused significant power loss and the high voltage positive bias in 
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Photovoltaic (PV) is one of the most promising of all renewable energy 
technologies.  The latest research in this field is mainly focused on two important 
aspects: reducing the cost per kWh using new material technologies, and 
increasing the efficiency of grid connected PV systems.  To achieve low cost PV 
that is economically viable and widely adapted, technology improvements need to 
be made at the cell level and, module level as well as at system level. Where 
technology innovations are constantly needed for enhancing cell efficiency, 
another important approach is to reduce the cost and increase the lifetime of field-
deployed modules by improving the reliability of PV modules. Reliability of PV 
modules can be increased by introducing new design and minimizing degradation 
processes. The lifetime of field deployed modules is reduced by various 
degradation factors such as: harsh environments, high system voltages and 
material failures over long periods of operation. Hence, by increasing reliability 
and decreasing degradation rate, economic competitiveness of PV modules can be 
increased thus leading to wide acceptance of PV technologies. 
The principal aim of reliability testing is to identify failure modes and 
failure mechanisms to predict the lifetime of PV modules in the field. Reliability 
tests include initial qualification, to identifying field degradation and performance 
loss issues, and identify ultimate failure issues related to fatigue and aging. 
Qualification testing constitutes test-to-pass initial certification testing, performed 
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to check for failures related to module design and initial quality problems. This 
process addresses the first few years of field operation and represents the 
decreasing failure component of the bathtub curve shown below in Figure 1.1. 
Reliability testing identifies failures beyond qualification testing, and addresses 
performance loss due to degradation modes and aging/wear-out related failures 
over the complete lifetime of field deployed modules.  
 
 
Figure 1.1 Photovoltaic reliability illustrated and explained using bathtub curve  
Various qualification tests have been developed to predict infant mortality 
of the modules, but these do not give an accurate lifetime expectancy estimate of 
modules when deployed in the field. A 30 year operating lifetime for PV modules 
is a goal set by the industry. Lifetime of modules is evaluated by module failure 
rate, which may be defined as performance loss of 30% in a 30 year period of 
operation in real world environments. Hence new reliability test techniques and 
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standards need to be developed to study and understand module reliability for the 
later part of bathtub curve.  
1.2 Statement of Purpose 
The objective for this project was to understand the performance loss of 
accelerated stressed and unstressed (fresh/control) modules at high system 
voltages.  
1.3 Scope 
The scope of the project includes: 
• Conducting baseline performance measurements on five fresh mono 
crystalline silicon modules 
• Stressing four modules according to IEC 61215 qualification standard for 
thermal cycling (200 cycles) and damp heat (1000 hours) 
• Performing baseline measurements again after the accelerated stress tests 
• Collecting of dark I-V data, electroluminescence (EL)  and infrared 
Imaging (IR) 
• Designing and commissioning of potential induced degradation (PID) test-
bed setup 
• Performing PID tests on all five modules in three phases  
 Phase-I Positive bias with 3 modules: 1 fresh/control, 2 stressed 
 Phase-II: Negative bias with 3 modules: 1 control (phase-I, 2 
stressed 
 Phase-III: Positive bias with 3 modules from phase-II 
• Performing PID tests on all five modules in three phases  
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• Arrhenius data  for every 5 hour PID test cycle 
• Dark I-V data after every 5 hour PID test cycle 
















It is well known that exposure of PV modules to harsh real world 
conditions such as high temperature and high humidity causes degradation and 
performance loss.  However, over the last two decades it has been noted that life 
expectancy of modules estimated by qualification tests differed significantly from 
recorded lifetimes of  modules deployed in the field, specifically in the case of 
Grid-connected multi-string modules. The reasons for these higher degradation 
rates have been reported only recently. It has been observed that degradation rates 
of field deployed modules increase drastically due to additional stresses induced 
by high system voltages (HSV) [2, 3, and 4]. High voltage stresses i.e. potential 
induced degradation (PID) leads to multiple failures depending on specific 
environmental conditions, and result in degradation performance loss due to 
leakage currents, electrochemical corrosion, encapsulant failure and possibility of 
catastrophic failure. 
At grid level, PV modules connected in series (in a string) are subjected to 
voltages of up to ±600V as defined by United States National Electric Code 
(NEC) and ±1000V as per European standards. In a multi-string series-connected 
grid system the PV module that is connected towards the end of the array, far-
away from the grounded terminal, experiences a significantly high potential. In 
these modules high voltage (HV) leakage currents are introduced through cell-to-
frame leakage paths. Leakage currents flow from module-cells through module 
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insulation and packaging materials, to the module frames, to earth-ground via 
module supports.  These high voltage leakage currents, over a period of time, 
induce degradation of electrical contacts or delamination of module layers.  
The extent of potential induced degradation (PID) is determined by 
amount of leakage current passed or charge in coulomb’s passed over time, 
between the cell and frame to the ground conductor. Depending on the type of 
grounding configuration the potential of the cell to the ground is determined. The 
three different types of ground configurations adapted in a grid connected system 
are positive, negative and float ground, where the module farthest from the 
ground experience the maximum potential difference. Figure 2.1shows three 
different grounded systems, effect of string voltage and potential difference on a 
module in string for positive, negative and float grounding [4].  
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Figure 2.1 Different grounding schemes: negative, positive and floating ground. 
In case of floating ground, which is used widely in Europe with 1000V grid 
voltage, left half of the modules are positive bias stressed while the right half 
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Figure 2.2 Plot showing module voltage along series connected modules in high 
voltage grid connected strings, in different grounding schemes. [4] 
2.2 Various Degradation Mechanisms 
Degradation occurs in PV modules due to various factors.  When 
discussing quality and reliability of PV technology over life time, there are many 
possible avenues of degradation and performance loss. Two principal causes of 
performance loss and failure are environmental stress related degradation and 
system stress induced degradation. Degradation of materials is one of the main 
causes of module failures, such as delamination from loss of adhesion between 
the encapsulant on other module layers, degradation of front and back-sheets, 
degradation of encapsulant materials, edge sealants, frame materials and various 
other adhesive materials. 
2.2.1 Environmental Stress Induced Degradations  
Environment related stresses [5, 6] are due to harsh weather conditions. 
Most important of these are temperature, relative humidity, and ultra violet 
radiation. Other than this degradation also occurs from snow loading, soiling 
effect, and moisture ingress. Stress can also be induced by human error during 
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module installation such as incorrect mounting of modules, improper handling, 
incorrect wiring connections, incorrect system grounding etc. 
2.2.2 System Stress Induced Degradations 
System stress induced degradations are mainly due to high voltage biases, 
specifically in systems where modules are connected in series. When modules in 
such high voltage grid connected strings are exposed to harsh weather conditions, 
environmental degradations accelerated due to high potential differences that 
increase failure rates.  
 These degradation modes are discussed in detail below.  
2.3 Qualification and Reliability Tests 
2.3.1 Accelerated Life Testing 
Accelerated degradation tests are performed to assess long-term reliability 
and performance of photovoltaic modules. Applying excess stress to the module 
until it fails is known as the accelerated life test. Unlike the other tests the 
accelerated test gives information about lifetimes and mean time before failures 
(MTBF). Time to failure test is conducted until the module fails, under a specific 
kind of stress, which gives valuable information about failure modes. Stresses can 
be applied sequentially one after the other (in series) or via multiple stresses at 
one time, (simultaneously).  Acceleration Factor is defined as the extent to which 
indoor chamber stress testing accelerates time-to-failure compared with failure 
time when deployed in field. This depends on the stress and failure mechanisms 
being studied. 
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2.3.2 Module Lifetime 
The lifetime of a PV module is defined depending on operational output 
over a long period of time. It is defined as the time when output power has fallen 
below the minimum (30% in 30years) or when the module is no longer up-to 
standard for any reason such as safety, appearance, or a catastrophic event. The 
module life time will be the number of years for which the module is guaranteed 
by the manufacturer to perform with an output power above a certain value.  
2.3.3 Qualification Testing  
Qualification testing is short duration accelerated testing where stress is 
applied for limited periods of time. Qualification testing helps to identify initial 
short term reliability issues, and to estimate failure mechanisms, safety and design 
issues, and performance of the modules. In commercializing any technology there 
is always a need to verify the reliability of the technology. Qualification of a new 
product encompasses a set of simulations and measurements to establish the 
mechanical, electrical, thermal, and reliability characteristics of a particular 
device. The qualification process also involves a series of tests designed to 
characterize the technology being qualified. This includes the properties and the 
reliability characteristics of components being developed on the production line. 
For the PV industry the International Electrotechnical Commission (IEC) test 
standards are the tests accepted by manufacturers and buyers. Qualification 
testing gives users an assurance that the module will perform reliably in the field 
during the initial period. To qualify a device its specifics of the processes, 
materials, and structures need to be considered. Qualification testing provides 
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feedback on relative strengths and acceptability of design alternatives during 
product development. A typical module qualification sequence consists of the 
following major tests UV exposure, thermal cycling (TC), humidity freeze (HF) 
cycling, damp heat (DH) exposure and outdoor exposure (OE). Formal 
qualification tests have strict pass/fail criteria; for example in IEC 61215 a power 
loss of more than 5% in any one test is grounds for failure. Qualification testing is 
nothing but certification testing or test to pass. 
2.3.4 Highly Accelerated Life Test (HALT) 
 HALT is a product development tool and (highly accelerated stress 
screening) HASS is a screening tool. They are frequently employed in 
conjunction with one another. They are relatively new, and differ from the 
classical approaches to accelerated testing. Their specific goal is to improve 
product design to a point where manufacturing variations and environment 
minimally affect performance and reliability. 
Highly accelerated life test (HALT) is an iterative reliability testing approach that 
identifies design weakness in the early stages of product design with the goal of 
improving ruggedness of the product. HALT is used on preproduction units to 
generate forced failures under extreme stress conditions to identify the weakest 
spots and their root causes, thereby improving the quality via HALT the product 
is exposed to extreme environmental variables such as temperature, shock and 
vibration. A multivariable approach that provides a closer approximation to real 
world conditions is used, followed by a sequential single variable approach. The 
stresses are applied beyond expected environmental conditions, surpassing the 
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limits of technology. Based on the failure results, design and materials are altered, 
and an improved product is produced. To find any remaining technical defects the 
redesigned and improved product is again subjected to various stress conditions, 
until the unit fails. This iterative approach is implemented to improve quality and 
reliability of the final product.  
2.3.5 Highly Accelerated Stress Screening (HASS)  
Highly Accelerated Stress Screening (HASS) is a screening process for 
identifying weaknesses and flaws in the manufactured product. It entails 
specification testing before shipping the product to the customer. This process 
utilizes HALT test results and initial design information. HASS test parameters 
are chosen such that they are higher than operational specifications but lower than 
the HALT failure parameters. HALT and HASS are highly effective and 
complementary testing methods performed to develop an end product with high 
quality and reliability. 
2.4 Leakage Pathways 
Researchers at the Jet Propulsion Laboratory (JPL) have analyzed and 
addressed [6] all aspects related to high voltage stresses in field deployed PV 
modules. They have discussed in detail issues such as electrochemical corrosion, 
HSV impacts on packaging materials and resulting moisture ingress, and ionic 
transportation which leads to high leakage currents. Similar research from the 
National Renewable Energy Laboratory (NREL)[2, 3, 8] and other groups [4] 
reported statistical studies on high voltage stress induced degradations and failure 
modes.   
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Figure 2.3 A typical thin film PV module construction package, showing leakage 
current paths I1, I2, I3, I4 [8] 
Figure 2.3 shows possible leakage current paths in a thin film PV module 
cross-section, where leakage current I1 represents conductance through the top 
glass cover, I2 represents conductance through the interfaces, I3 represents 
leakage current through module packaging materials (EVA), and I4 is leakage 
current along the back sheet. According to the NREL studies these leakage 
currents are mostly influenced by ambient conditions under high system voltages. 
At high temperature and high humidity, HSV induced degradation allows of 
moisture to penetrate through packaging materials and via the edges, thereby 
introducing new conductance pathways. 
2.5 High Voltage Potential Induced Degradation Modes  
As discussed previously, high system voltages lead to higher failure rates 
in field deployed modules. Environmental stresses are further accelerated leading 
to higher degradation rates due to high potential differences in serially connected 
modules. What follows are different modes of degradation induced by high 
voltage stresses.  
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2.5.1 Polarization Effect  
Polarization is one of the important modes of potential induced 
degradation where a small amount of leakage current through the front glass, 
generated by the high reverse bias potential difference in cells, causes 
accumulation of charge carriers at the glass-active layer interface. This 
accumulation of charges at the top of the active layer leads to sudden failure, 
delamination of the active cell area and electrochemical corrosion. 
In conventional solar modules where active cell is positive biased with 
respect to grounded frame, high voltage reverse biasing of the cell junction leads 
to migration and accumulation of positive ions (Na+) on the active cell surface. 
Whereas, in the case of back-contact solar cells with positive grounding system, 
polarization effect is due to negative mobile ions that pile up on the active surface 
area, as shown in figure below. Due to this surface polarization effect, 
accumulated negative surface charge attracts positively charged holes generated 
by light, causing electron-hole pair recombination at dielectric interface instead of 
holes being collected at the positive junction. This reduces the electron flow to the 
external circuit and hence decreases the module performance. Further application 
of high voltage reverse bias causes more charge accumulation leading to 
delamination of the active cell area and electrochemical corrosion, thereby 
increasing the series resistance and reducing fill factor efficiency. Figure 2.4 
shows surface polarization effect in back contact solar cells due to leakage current 
in glass, depicting negative charge accumulation at the glass-active cell interface, 
which results in electron-hole pair recombination. 
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Figure 2.4 the negative charge accumulation at the glass – back-contact interface 
in a thin film solar cell  
It has been detected that this mode of degradation is reversible where 
module performance is restored by applying reverse voltage to the module. This 
study was performed by various research groups where leakage current due to 
polarization effect was demonstrated to be reversible [10]. One possible 
mechanism that has been suggested to explain this performance loss was charge 
trapping in dielectric layers due to leakage currents. Figure 2.5 showing the plot 
for current density vs. module voltage indicates the power retention and improved 
performance characteristics after applying reverse (positive) bias. 
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Figure 2.5 Reversible polarization effect demonstrating re-gaining of performance 
after applying reverse bias potential to the degraded module 
 
The polarization effect is mainly driven by parameters such as 
temperature, moisture penetration, and polarity of system ground with respect to 
the active cell and presence of Na in glass. Polarization can be reduced or 
overcome by using different packaging materials such as quartz and non-
conducting encapsulant materials (resistive thermoplastic).  Previous results and 
analyzed data suggest that with good packaging materials there were reduced 
signs of leakage current passing to the ground conductor in a high voltage system, 
thereby suppressing the polarization effect.  
2.5.2 Temperature Effect  
High voltage failure mechanisms in PV modules are not only introduced 
by high potential differences such as polarization effect, but are also affected by 
external factors such as high temperature and high humidity. According to the 
IEC 61215, IEC 61216 qualification tests 200 thermal cycles (TC200cycles) and 
  17 
damp heat for 1000 hours (DH1000hrs) are performed to understand the behavior 
of modules in the field at very high temperatures and humidity.  To understand 
the behavior in field deployed modules, this study was conducted on accelerated 
stress tested modules.  
Module leakage currents are expected to be thermally activated by high 
temperatures, with characteristic activation energies for specific leakage paths, 
depending on temperature and relative humidity. Arrhenius plots for the 
temperature vs. leakage currents are plotted, where the slope yields activation 
energy for leakage currents. From leakage current analysis it has been reported 
that at high relative humidity (RH) of 95±2% activation energy is typically about 
~1.0eV to 0.8eV for crystalline silicon modules(c-Si). At low RH 10±2% 
activation energies have been observed to have lower values of around ~0.8eV to 
0.6eV for positive and negative biasing [9]. 
 The plots and resulting activation energy values, relative to the temperature, are 
and discussed in Chapter 4. 
2.5.3 Moisture Ingress Degradation  
Other degradation mechanisms affecting the performance of a module are 
electrochemical corrosion, encapsulant delamination, browning and solder bond 
issues. Electro chemical corrosion is mainly occurs through by water vapor/ 
humidity and sodium migration from soda lime glass superstrate. Penetration of 
moisture into the active area occurs through the module back sheet or through 
edges of module laminate, thereby causing electro chemical corrosion and leakage 
currents [11]. The extent of high voltage degradation is typically calculated by the 
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amount of coulombs passing through the packaging layers [2]. A simulated test 
study has been performed at NREL to understand the effect of moisture on 
corrosion [12]. Moisture ingress and retention in module packaging also increases 
in material electrical conductivity, which in turn causes increased leakage currents 
and performance loss. Delamination is caused by loss of adhesion between the 
encapsulant on other module layers, initiated by moisture ingress [13].  
2.6 Dark I-V Analysis  
Dark IV measurements are used for electrical characterization and extracting 
the various electrical parameters of a solar cell. It is a simple and accurate method 
to find out the series resistance value in a PV module, which is also very sensitive 
to shunt resistance changes. In Figures 2.6, linear plot of current vs. voltage in 
dark conditions; and Figure 2.7 log current vs. voltage plot are used to determine 
both series and shunt resistances [14]. 
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Figure 2.7 Semi Log Plot of Dark I-V curve gives detailed information about 
different loss mechanisms [13] 
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2.7 Series Resistance 
During the course of field deployment the energy produced by a PV 
module decreases gradually, due to a slow increase in internal series resistance 
over time. Series resistance of a PV module depends on, resistances in cell 
interconnect ribbons, metallization contact resistances, and cell solder bonds. 
Techniques such as Dark IV, electroluminescence imaging and infrared imaging 
(EL and IR are discussed in Chapter 2) were used to understand the 
characterization of modules before and after accelerated testing.  It is important to 
understand current flow paths in both illumination and dark conditions to analyze 
the effect of series resistance.  The effect of resistance in the dark condition will 
be less as the flow of current is directly into the junction. In the case of 
illumination the current will travel uniformly along the fingers and travels into the 
emitter Figure2.8. Therefore, Rs-light is comparatively more than Rs-dark 
because sheet resistance.  
 
Figure 2.8 Schematic of current flow through the bus bar of a solar cell in 
illuminated condition [13] 
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Figure 2.9 current flow in dark conditions where the electron flow is opposite in 
direction when compared to light IV current flow. Hence the change in the current 
path has lower effect on series resistance than Rs-Dark. 
 
Figure 2.9 Schematic of current flowing into a solar cell’s junction in dark 
conditions [13] 
For achieving repeatability of data and also for verification of correctness of the 
equipment three different procedures were used to determine internal series 
resistance.   
2.8 Procedures for Series Resistance Determination  
2.8.1 Single Slope Method  
Using the single slope method it is possible to calculate series and shunt 
resistances, RS and RSH, from the slopes of the I-V curve at VOC and ISC, 
respectively. In an ideal condition, fill factor efficiency is unity, where the value 
of Rs would be zero, and RSH would be infinite. Typically, the resistances at 
ISC and at VOC will be measured and noted, as shown in Figure 2.10. 
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Figure 2.10 Single Slope Method for calculating both series and shunt resistance 
[16] 
2.8.2 Two Curve Method 
This method uses two different IV characteristic curves at different 
irradiance at the same temperature for determination of series resistance [15]. The 
IEC 60891 procedure was used to determine the I-V characteristic curve for 
temperature and irradiance corrections. 
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Figure 2.11 Two Curve Method [16] 
Steps for determination of internal series resistance 
 Two curves at different irradiance; one at 1000W/m2 irradiance and the 
other at 400W/m
2
 irradiance were collected.  The second curve at different 
irradiance was obtained by covering the module with a light transmitting 
screen of irradiance 400.    
 These curves were collected at nearly the same temperature for generating 
Rs values 
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Chapter 3 
METHODOLOGY 
With the explosion of PV technology, specifically in the area of Grid 
connected multi-string modules, qualification testing of PV modules becomes 
essential. Since PV modules are exposed to high voltages and associated stresses 
in harsh environments, PID testing of PV technologies is a necessary part of 
qualification testing. The PV module connected towards the end of the array, far-
away from the grounded terminal, experiences a significantly high potential in a 
multi-string series-connected grid system. High Voltage (HV) leakage currents 
are introduced through cell-to-frame leakage paths, in these field deployed 
modules. Leakage currents flow from module-cells through module insulation and 
packaging materials, to the module frames, to earth-ground via module supports.  
These high voltage leakage currents, over a period of time, induce degradation of 
electrical contacts and/or delamination of PV layers. These induced degradations 
in-turn lead to high series resistance and significant performance loss with 
eventual failure of the PV modules. 
3.1Introduction 
This chapter describes the methodology of potential induced degradation 
test setup, and other pre and post-stress characterization techniques. Photovoltaic 
module I-V characterization techniques in dark and light conditions, and 
respective instrumentation setups, are described. Electroluminescence test setup 
and the methodology for detecting various cell defects are discussed in detail. 
Infrared imaging for hotspot detection and series resistance measurement are 
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presented. All these techniques and instrumentation are described sequentially, in 
the order of their occurrence in the PID test flowchart in Figure 3.2. A test was 
developed at Arizona State University Photovoltaic Reliability Laboratory (ASU-
PRL) to simulate the potential induced degradation (PID) of modules in the field 
due to system voltages of up to ±600V. The PID test-bed described is based on 
set-up developed and installed at NREL, Denver, CO. Objective of this project 
was to get an understanding of reliability and lifetime of high voltage configured 
field deployed modules by simulating accelerated test conditions using a PID test 
bed. 
Qualifications tests are an important part of achieving reliability in the PV 
industry. To facilitate qualifying of different PV technologies International 
Electro technical Commission (IEC) standards have established.  IEC standard 
61215 defines the qualification testing sequence for single crystalline technology. 
Similarly IEC standard 61216 defines qualification testing sequences for thin film 
technologies.  
3.2 IEC 61215 Thermal Cycling (TC200) 
Thermal cycle testing is an accelerated test performed on PV modules to 
simulate the impact of temperature in field use over long periods of time. Under 
harsh weather conditions temperature variations induce diverse failure modes in 
PV modules. IEC standard 61215.10 is used to study the temperature behavior of 
PV modules in a thermally controlled environmental chamber. This test is used to 
detect major defects encountered in packaging materials that can cause power 
degradation in modules. According to this standard PV modules are subjected to 
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temperature cycling starting at –40°C ± 2°C and ramping up to +85°C ± 2°C as 
shown in Figure 3.1, over a period of 6 hours, for a total of 200 cycles [17]. 
 
Figure 3.1 IEC 61215 Qualification Test -Thermal Cycling [17]  
3.3 Project Definition 
This thesis concentrates on development the PID test circuitry based on 
NREL high voltage PV test bed, and study thermally activated leakage currents at 
high voltage biases. All test modules used in this project were certified. The 
modules were accelerated stressed according to IEC qualification standard 61215 
up to 200 thermal cycles and 1000hrs of damp heat. These modules passed all the 
qualifications tests and were also visually inspected during all stages of the 
project. The modules were further certified with performance qualification criteria 
of +/- 5% rated power. 
Each project consists of 5 mono crystalline silicon modules: one control 
module, 2 thermal cycle modules and 2 damp heat modules. Control module did 
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not go through any prior stress tests, unlike the other 4 modules that underwent 
accelerated stresses.  
As per IEC standard 61215 TC200, the test module stays at 85ºC for about 
10 minutes in each cycle, for 200 cycles. So, based on this PID test of about 35 
hours at 85º C thermal cycling was deemed to be sufficient to study the leakage 
currents at high voltage.  
Table 3.1 summarizes the experimental procedure for 5 test modules 
which was divided into two phases. The control module was used for both 
positive (+600V) and negative biasing (-600V). The TC200 Sample-2A was used 
for +600V biasing and TC200 Sample-2B was used for -600V biasing. Likewise 
DH1000 Sample-3A was used for +600V biasing and DH Sample-3B was used 
for -600V biasing. 
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Table: 3.1 Test Sequence Summary for Project Consisting of 5 Modules   
  
For performance analysis, current–voltage (I-V) baseline data under 
illumination, (i.e. light I-V measurements) were taken at TUV Rheinland for all 5 
modules prior to and after the accelerated stress tests (control modules were not 





C) and module temperature coefficients were calculated to estimate power 
loss. Electroluminescence (EL) and infrared (IR) characterization and ultra-violet 
(UV) scanning were performed on all 5 modules and the images were compared 





Monocrystalline Silicon (Mono-Si) 








+600V(Phase I) Sample -1A Sample -2A Sample -3A 
-600V(Phase II) Sample -1A Sample -2B Sample -3B 
+600V on Phase II 
modules ( Phase 
III) 
Sample -1A Sample -2B Sample -3B 
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Figure 3.2 Flow chart describing the test sequence and tests performed during    
various stages 
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3.4 Test Setups 
Setup for monitoring leakage current  
Test equipment 
 Standard Research Systems Power Supply 325, 2KW 
 Keithley  2700 Data Acquisition System 
 7700 Input Module 20 Channel Multiplexer 
 Control Module (1A) 
 2 Thermal Cycle Modules (2A, 2B) 
 2 Damp Heat Modules (3A, 3B) 
 Russell’s Thermal (or environmental) Chamber 
 Voltage Divider Circuit 
The positive and negative leads of modules were shorted and all the leads 
connected across the terminal block. A programmable high voltage power supply 
(Standard Research Systems PS325) was used to apply fixed biasing voltage.  
Positive biasing was performed on three modules control 1A, TC-200 2A and 
DH1000 3A at a fixed voltage of 600V between frame and shorted output leads 
for about 35hrs at 85
o
C. Positive bias was applied to the shorted leads with 
respect to the frame as ground, and the leakage current was collected through the 
frame. To evaluate the impact of environmental factors the modules were placed 
in an environmental chamber and temperature was ramped up from 25º C to 85º 
C. After every 5hrs of testing, dark I-V was performed on the positive biased 
modules and data were compared with the initial baseline results. Also light I-V 
data was collected after 20 hours of PID, and then finally after the full 35 hours of 
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PID testing. Similarly, negative bias voltage (-600 V) was applied to the other test 
samples control, TC200 2B and DH 1000 3B at 85ºC. 
 
Figure: 3.3 Application of high voltage to the PV module active layer and 
collection of leakage current data by a voltmeter across a resistor (R1) and second 
resistor (R2) for protection of voltmeter [2]  
Thermocouples were attached at the back of the modules to measure the 
module temperature. A voltage divider circuit was built for measuring the leakage 
current of each module across the fixed load resistor of 50K . To collect leakage 
currents from cell to frame a digital multi meter (Keithley 2700 DMM) with 
inbuilt data acquisition system (DAS) was used. To collect the data independently 
for each PV module a Keithley 7700 Input Module- 20 channel multiplexer was 
used which provides multiple channels for multiple PV modules.  A Kelvin 4 
probe method or 4 Ω method was used in the 7700 Module -20 channel 
multiplexer for wiring all the channels.  
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Figure 3.4 Environmental chamber (thermal) and PID test set up 
3.5 Kelvin 4-Wire or 4- Probe method 
Kelvin 4 probe method is a 4T technique for measuring electrical 
impedance of a device being tested, using 4 wires/terminals rather than 2 
wires/terminals. In this method two wires are used to sense current, and two other 
are used for applying/sensing voltage across the device. In PID setup Kelvin 4T 
technique was used across the 50 KΩ resistor(s) for measuring leakage currents. 
This method of wiring gives improved sensitivity to current measurement, 
bypassing the high impedance voltage terminals.  
3.6 Switching Module Wiring Connections  
The 7700 input module uses channel pairing for 4-wire measurements. For 
a 4-wire technique, the two voltage input(s) are connected to input channel (High) 
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and two leads to its corresponding sense channel (Low). When an input channel is 
closed, its corresponding paired sense channel is also closed. For this project five 
input channels were used with its corresponding 5 sense channels. The 
connections were made from input channels 1 through 5 and are paired to sense 
channels 1 through 15. Using the functions on the front panel the channels can be 
closed or opened independently of each other.  
 
 
Figure 3.5 Input Switching Module 4-Ω connections for leakage current data 
collection across different channels  
3.7 Programming of Keithley 2700 
Keithley 2700 DMM was used for measuring leakage currents data and for 
storing it. Because the DMM can only measure one PV module at a time input 
module 7700 with 20-channel multiplexer was used to provide more channels and 
collect from the multiple outputs. The Keithley 2700 has a wide range of 
applications that include measuring temperature, DC/AC voltages and currents.   
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Each channel of the input module 7700 can be configured separately for different 
measurement functions. This instrument can be programmed using ExceLINX- 
1A which is an Excel add-in. The program ExceLINX acquires data and saves it 
directly on the Excel spreadsheet. ExceLINX-1A uses a GPIB communication 
interface between the instrument and laptop. With the ExceLINX program all the 
channels were added to the DMM config sheet and real time data was monitored 
on the read sheet. The scan interval was set at 15 seconds and data updating was 
performed at 30 second intervals. When an ExceLINX program activates keithley 
2700, it configures and scans all the channels. Once the connection is made the 
program reads data from all channels and automatically saves it, which allows the 
real time data to be monitored. 
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Figure 3.6 Screenshot of ExeLINX program showing real time data output 
3.8 Characterization of Modules  
3.8.1 Light I-V Setup 
Current (I) and Voltage (V) measurements were taken at each stage of the 
project to analyze performance of the module. The single I-V curve tracer 
developed by Daystar DS-100C was used to generate light I-V curves. The data 
were collected using I-V PC3.6 software which was downloaded from the Daystar 
website.  The PV modules are normally rated under standard test conditions 
(STC) that include 25°C module junction temperature, 1000 W/m
2 
irradiance and 
air mass 1.5. For this the real time data were usually normalized to STC 
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conditions using different IEC translation procedures. Two reference PV cells of 
matching technology were used for measuring irradiance and two K-type 
thermocouples were used to record the ambient and module temperatures (under 
the cell).   
Current –Voltage data points were imported on to an excel spread sheet to 
generate the curves. Translation procedures were used to generate the I-V curves 
and also for calculation of various parameters at STC. As discussed in Chapter 2, 
light I-V at two different irradiances were measured (at 1000 W/m
2
 and 400 
W/m
2
) for determining of internal series resistance. For performing this test at 400 
W/m
2
, a corresponding light transmittance screen was used. 
 
Figure 3.7 Block diagram for light I-V Curve tracer    
3.8.2 Dark I-V Setup  
The Dark I-V method is used for electrical characterization of flat plate 
modules and is mainly for determining performance parameters such as open-
circuit voltage, short circuit current, power output, fill factor, and series 
resistance. A PV module in the dark or no-illumination condition acts like a 
diode. The current in dark I-V measurement flows opposite in direction to that of 
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light I-V measurement. The series resistance for dark I-V will be lower than for 
light I-V because it does not take sheet resistance into consideration as the current 
flows directly through the contacts. Whereas, in a light I-V condition it takes both 
sheet resistance and cell resistance because current flows through the emitter to 
the contacts.  
Kepco power supply KLP 75V-33A was used to power the module to the 
module short circuit current (Isc) and open circuit voltage (Voc). The ANSI/IEEE 
Standard 488.1 is a high speed parallel bus also known as the General Purpose 
Interface Bus (GPIB). It is used as a standard interface for communication 
between instrument (KLP 75V-33A) and computer to collect dark I-V data. The 
cable provides a direct connection between laptop/desktop to any device that has 
the GPIB port. For this test, the Lab VIEW program was used to generate the dark 
I-V curve, (Lab VIEW was developed by a previous PRL student). The dark I-V 
measurements were performed on all 5 modules before and after the PID test. 
Each test module was placed in the dark room with no diffused light, and data 
were collected at a maintained temperature of 25
o
C under standard test condition. 
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Figure 3.8 Screenshot of Lab VIEW VI showing real time data and dark I-V curve  
 
3.8.3 Electroluminescence Imaging Technique 
Electroluminescence imaging is a characterization technique where light is 
emitted when forward bias voltage is applied to a solar cell. The electrons injected 
into the solar cell recombine radiatively with the available holes by transferring 
their excess energy to an emitted photon. Due to band-to-band recombination a 
peak luminescence is visible at around 1150nm. Electroluminescence imaging test 
was performed in a dark room using a cooled Si-CCD of Fluke HR 830 (512 × 
512 pixels) high performance camera for image capture (infrared light, 
wavelength around 1000 to 1200 nm), which was emitted by a solar cell under 
forward-bias condition [2]. To reduce back ground noise the test is performed in a 
dark room.    
A forward bias voltage is applied for about 3 minutes which is equal or 
greater than the open circuit voltage (Voc), and current through the module 
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(typically short circuit current) Isc or 1.33 * Isc is applied.  By decreasing the 
binning of pixels data acquisition time can be reduced. With the appropriate lens 
and by adjusting the distance between the camera and test module, a solar module 
with any number of cells or particular cell image of higher spatial resolution can 
be captured. Figure 3.9 with illustrates a broken cell and cracks of a mono 
crystalline silicon cell. 
 
 
Figure 3.9 EL image of a mono crystalline Si cell with a broken finger and broken 
cell 
Also, to achieve high quality electroluminescence images the exposure 
times were determined to be 120-240s. Usually the captured images were saved as 
16-bit Tiff files. For further image investigation software called Image J was used 
for measuring the crack, finger length and broken cell area. Figure 3.10 shows the 
experimental set up for EL imaging.    
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Figure 3.10 Schematic viewgraph of experimental setup  
Higher non-radiative recombination occurs in cell area with cracks, grain 
boundaries and broken fingers. The areas with damaged cells appear dark or will 
not radiate any light. Due to the sensitivity of imaging we were able to determine 
the sheet resistance and shunt resistance of the cell. Hence we could locate 
regions of higher series resistance, shunts, cell metallization and broken fingers. 
3.8.3 Infrared Imaging Technique 
Thermography measurements were carried out using a non-cooled 
infrared-camera (Fluke Ti55) which has a thermal sensitivity (≤ 0.05 °C) for high 
resolution and ultra-high-quality images. These thermography image 
measurements provide temperature distribution of a test module. It is also possible 
to study and locate defects such as hot spots, broken cells and other defects using 
infrared imaging. 
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Chapter 4 
RESULTS AND DISCUSSION 
 
Potential Induced Degradation (PID) testing was conducted in three 
phases on a set of five mono crystalline silicon PV modules. In the first phase 
high voltage positive bias of +600 V was applied to three test modules Control-
1A, TC200-2A and DH1000-3A. High voltage was applied between shorted leads 
of modules and the module frame, which was in turn connected to the ground 
through a resistor. Leakage current was acquired by measuring voltage drop 
across the resistor, in 15 second intervals, using a digital multi meter. A carbon 
conductive coating was applied to the glass superstrate of all three modules before 
performing the PID, this allows for collecting leakage current by driving current 
through the glass surface in addition to the frame edges. The modules were placed 
in a thermal controlled chamber and subjected to +600 V. Temperature was 
increased gradually from ambient 25ºC to 85ºC, at 15% relative humidity. After 
ramp up, the temperature was held constant at 85ºC for a period of five hours. The 
temperature of the modules was monitored and collected using K-type 
thermocouples, which were attached to the back of the module.  
Each PID test cycle consisted of one and half hour temperature ramp up 
time, followed by five hour stress period at high temperature. Because the bias 
tests were performed at low relative humidity, there was no need for fast ramps in 
temperature, which would otherwise have caused moisture saturation at high 
humidity. Following each five hour test cycle the modules were cooled to ambient 
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temperature, the carbon conductive coating was washed off and dark I-V 
measurements were taken at 25ºC. This five hour test cycle was repeated a total of 
seven times, for a cumulative 35hour PID stress at 85ºC. Leakage current 
characteristics during the temperature ramp up were analyzed for Arrhenius 
behavior. Light I-V data was collected a total of five times for each module - 
before stressing the modules when they were fresh, after accelerated stress tests, 
before performing PID , after 20 hours of PID and finally after 35 hours of PID. 
Electroluminescence (EL) imaging and infrared (IR) imaging characterizations of 
each module were performed before and after phase-I.  
In the second phase of the project negative bias stress of -600 V was 
applied to the second set of modules TC200-2B and DH1000-3B, along with the 
Control-1A from the first phase. In this phase negative high voltage is applied 
between the shorted leads and grounded frame. The five hour PID test cycle 
described above consisting of temperature ramp up followed by stress at 85ºC for 
five hours was performed, and leakage current data was acquired. Dark I-V and 
light I-V measurements were taken for performance analysis; EL and IR imaging 
were also performed.  In the third phase, a positive bias stress test was performed 
on the same set of three modules from phase two. A potential of +600 V was 
applied between the shorted leads and the frame, and leakage current data were 
extracted over the five hour PID test cycle.  
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4.1 Determination of Activation Energy  
Reliability of PV modules is determined by continued performance under 
normal operating conditions with respect to the rated power out. However when 
exposed to long term atmospheric conditions PV modules are prone to 
degradation failures and catastrophic failures. To predict such failures over a 
module’s lifetime, accelerated tests are performed to reduce mean time between 
failures, and probability of failure or rate-of-failures is evaluated. The rate of 
degradation failure can be reasonably predicted by assuming log-normal failure 
distribution over a range of temperatures. This is governed by the Arrhenius 
equation at elevated temperatures.     
Rate of failure under accelerated stress conditions is given by the 
Arrhenius equation as, 
 
where A is a proportional constant; 
Ea is activation energy in electron volts (eV);  
T is absolute temperature in Kelvin (K); and  
k is the Boltzmann’s constant = 8.6 x 10-5 (eV/K). 
Using the module failure rates at high temperatures and the Arrhenius 
equation we can predict the failure rates at lower temperatures by extrapolating 
the lognormal distribution. In following analysis it has been assumed that leakage 
current is linearly proportional to degradation rate of the module. Hence, when 
log of leakage current is plotted against inverse of temperature it must yield a 
linear plot, based on this assumption. In addition, power loss in modules when 
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plotted against cumulative charge due to leakage current passed through the test 
module showed linear relationship, supporting this assumption. Activation energy 
was calculated from the slope of the linear curve, plotted between logarithmic of 
leakage current vs. inverse of chamber temperature (1000/T in Kelvin). A linear 
fit to the data points is achieved and slope of the line curve is extracted. 
From the linear plot of log I vs. 1000/T, we can calculate the slope as 
 
4.2 Phase-I Positive Bias Stress Testing 
 
Figure 4.1 Arrhenius plot for Control-1A after 15hrs (+bias)  
Under positive bias stress, at low temperatures (ambient) the leakage 
currents gradually increased with a corresponding increase in temperature. When 
log of leakage current is plotted against inverse of temperature, a linear plot is 
obtained as shown in Figure 4.1, confirming assumption made above. Thus, the 
linear behavior of leakage current with inverse of temperature follows an 
Arrhenius relationship. There are two notable aspects in the Arrhenius plots, the 
magnitude of leakage current at ambient (point from where it increases), and the 
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activation energy to predict degradation rates, which is extracted from the slope of 
the above graph as described in the previous section.    
 
Figure 4.2 Arrhenius behavior of leakage current in modules after 35 hours + bias 
Arrhenius plots of the three phase-I modules – Control-1A, TC200-2A, 
DH1000-3A are plotted for the final (35hrs) PID test cycle in Figure 4.2.  The 
modules have undergone 30 hours of +600 V PID stress at 85ºC, other than the 
ramps. It can be seen that the slope of the control module is maximum and the 
slope of the damp heat module is minimum, corresponding to highest activation 
energy for the control module, which is close to that of the thermal cycled 
module, and lowest activation energy for the damp heat stressed module. This is 
in accordance with expectations and previous findings [2], where it can be 
reasonably expected that accelerated stressed modules are more prone to 
degradation and failure compared to the control module. Further, damp-heat 
accelerated stressing that was performed on module DH1000-1A at 85% relative 
humidity is expected to cause moisture ingress through the encapsulant, frame, 
and glass, resulting in higher degradation rates under positive PID stress. Even 
though module TC200-2A underwent stress at elevated temperatures, it was 
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performed in dry conditions, and hence does not show significant degradation 
compared with the control module.  
Table 4.1 Activation Energies for positive biased modules 
Module Ea after 15h Ea  after 25h Ea  after 30h Ea after 35h 
Control-1A 0.71eV 0.65eV 0.61eV 0.58eV 
TC200-2A 0.55eV 0.69eV 0.68eV 0.68eV 
DH1000-3A 0.76eV 0.39eV 0.38eV 0.37eV 
 
 
Figure 4.3 Activation energies of three modules for different stress durations 
Activation energies for sequential PID test cycles are tabulated in Table 
4.1 for the Phase-I positive bias modules and activation energy histograms are 
shown in Figure 4.3. As can be seen from the histogram the Control-1A module 
undergoes gradual degradation in sequential 5 hour PID stress cycles as evidenced 
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by the gradual decrease in calculated activation energies. The decrease in 
activation energy appears to be constant at a rate of ~0.3eV per each PID test 
cycle, for all 7 PID cycles. 
 For the TC200-2A stressed module, after an initial increase, the activation 
energy stays constant, implying no degradation over the period of 7 PID test 
cycles. This appears to be in accord with reports from other groups, where 
increase in  temperature in dry conditions, even under high voltage bias, does not 
lead to major degradation mechanisms [2]. Further, it seems that module TC200-
2A which underwent elevated thermal cycle accelerated stress testing had even 
lower leakage currents and degradation rates compared with the Control-1A 
module. This appears to follow similar observations in field where afternoon rise 
in temperature led to moisture being driven away by the heat, causing a decrease 
in leakage currents. In this case, it is possible that the thermal cycled accelerated 
stressing at elevated temperatures may have driven out initial moisture content 
from glass, encapsulant and other module components.  
In these experiments carbon conductive paste was applied on the glass 
superstrate contacting the edges of the metal frame. Without application of carbon 
paste leakage current was measured to be around 0.8 μA. When carbon paste was 
applied but without any contact with the metal frame, leakage current was 
measured to be 40 μA. When carbon paste applied on glass superstate contacted 
with metal frame, 400 μA leakage currents were measured. Since the I1 leakage 
mechanism is leakage pathway from glass to metal frame to ground conductor, in 
all these experiments carbon paste was applied in contact with metal frame.  
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Figure 4.4 Leakage current plots for DH1000-3A at temperature (25°C to 85ºC) 
showing five sequential PID stress test cycles 
 
The Leakage currents plotted in Figure 4.4 show Arrhenius behavior for five PID 
test cycles for the damp heat accelerated stressed module (DH1000-3A). 
 
Figure 4.5 Conductivity pathways with in a solar cell [18] 
The Schematic in Figure 4.5 shows possible conductivity pathways in a 
PV module cross-section, where I1 represents leakage current through the bulk 
glass, across the whole area, and the carbon conductive paste coated on top glass 
surface, to the grounded metal frame. I2 represents the conductance through the 
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interfaces i.e. between the bulk glass and encapsulant (EVA); I3 represents 
leakage current through the bulk of module packaging materials (bulk EVA) to 
the frame and then to grounded frame. It is important to understand the multiple 
leakage pathways to analyze the changing activation energies with varying test 
conditions.  
For the damp heat accelerated stressed module DH1000-3A the activation 
energy dropped dramatically from 0.71eV to 0.38eV over successive PID stress 
cycles, as shown in Figure 4.3. I1 leakage pathway: the activation energies during 
the initial stages of the PID tests were around 0.8eV, which are comparable to 
activation energies (0.9eV and 0.7eV) reported in literature [2] that has been 
calculated based on bulk glass conductivity pathway at low relative humidity and 
wet surface conditions. Based on the calculated leakage currents and activation 
energies in this study it was reasoned that the DH1000-3A module might have 
had some trapped moisture from 1000hrs of damp heat accelerated stressing, 
which might have contributed to high leakage currents in the early stages of PID 
test. It is speculated that ingressed moisture in the glass coated with carbon 
conductive paste, might be providing a conducting pathway for I1 from 
semiconductor to glass superstrate to frame to ground conductor.  
From the activation energy histogram it can be observed that the Control-
1A and TC200-2A module activation energies did not vary with the duration of 
PID test cycles. And activation energies values range with in the predicted Ea 
values, assuming that the surface and bulk glass conductivity pathway I1 is 
dominating. 
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For the DH1000-3A module it can be seen that for the leakage current 
corresponding to 25 hour PID test cycle ramp-up there is a sudden, abrupt change 
in leakage current behavior. In the next two PID stress cycles the leakage current 
drops significantly compared to previous cycles. This sudden drop in leakage 
currents and decrease of characteristic activation energy from 0.7eV to 0.4eV 
suggests activation of new conductivity pathway that might have been initiated by 
multiple PID stress cycling at elevated temperatures. It appears that the new 
leakage path might be I2 - the interface conductivity pathway where the leakage 
current travels at interface of glass and encapsulant, to the grounded frame. It was 
reported by J.A Del Cueto et al [1] that surface conductivities dominate under wet 
conditions and low relative humidity’s, whereas interface conductivities (glass 
encapsulant interface) dominates under dry conditions. DH1000-3A might be 
exhibiting a similar behavior, with surface conductivity I1 as dominant pathway 
during initial stages of PID and I2 interface conductivity as dominant pathway 
due to interface degradation under dry conditions after 25 hours PID at 85˚C. This 
study shows that in advanced stages of PID test only temperature might be the 
influencing factor. Therefore from overall observations it is well understood that 
the module design, packaging materials and layout design impact the leakage 
current conductivity pathways in a high voltage system. 
Imaging characterizations are performed on all the phase-I modules prior 
and post PID.  
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Figure 4.6 Electroluminescence images of Control-1A module before PID and 
after positive PID test cycle 
This high resolution electroluminescence (EL) imaging technique provides 
important information on the defects in crystalline silicon solar cells. It is useful 
in locating the damaged finger contacts, electrical shunts, broken fingers, broken 
cells and micro cracks. From analysis it was reported that the micro-cracks in the 
solar cell do not affect the power performance by more than ~2.5% [19]. But 
when a module is accelerated-aged the crack lengths increase and might lead to a 
significant performance loss, affecting the module series resistance. Figure 4.6 
shows an EL image before and after 35hours PID (+bias), corresponding to 
Control-1A module. As it can be seen the crack length seems to be not effected 
majorly by 35 hours of PID stress test, and correspondingly shows no major 
change in module performance. 
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Figure 4.7 Infrared (IR) images of Control-1A module before PID and after 
positive PID test cycle 
4.2.1 Module Power Loss Analysis for Phase-I 
Light I-V measurements are used to calculate module power output at 
various stages of the test procedure. For analyzing performance parameters such 
as power and fill factor the light I-V data were collected at three different stages 
of the PID test: before PID stressing the modules, after 20hours of positive bias 
stress and after the 35hors of positive bias stress. These three curves are plotted 
below for each of the three test modules, and corresponding performance of each 
module is evaluated.  
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Figure 4.8 Control-1A: Light I-V curves before PID, after 20 hours and 35 hours 
positive bias 
 
Figure 4.9 TC200-2A: Light I-V curves before PID, after 20 hours and 35 hours 
positive bias 
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Figure 4.10 DH1000-3A: Light I-V curves before PID, after 20 hours and 35 
hours positive bias 
The above light I-V data were translated to standard test conditions (STC) 
using I-V translation procedure, provided by TUV Rheinland. For the light I-V 
translation procedure three curves at the same irradiance but at three different 
temperatures close to 25ºC STC were used to generate STC light I-V curve. From 
the STC curve power-output, fill-factor and other performance parameters are 
extracted to study the PID.  
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Figure 4.11 Comparing power output before PID, after 20 hours and 35 hours, for 
all three modules  











Control-1A TC200-2A DH 1000-3A 
Pmax  FF Pmax  FF Pmax  FF 
Before 
PID 
125.4  72.9 127.8  71.2 126.6  73.6 
After 
20hours 
125.1  72.3 124.7  69.7 121.9  72.2 
After 
35hours 
122.7  72.8 125.6  70.5 127.2  75.2 
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Based on the results presented in Table 4.2, the module power output of all three 
positive biased modules after 35hrs PID stress did not show any significant power 
losses. The output power after stress was within 5% of initial power output. This 
appears to imply that no substantial degradation might have occurred at these set 
stress levels. It is to be noted that the modules have lost power after accelerated 
stress tests i.e. after 200 thermal cycles for module TC200-2A and after 1000 
hours of damp heat stress for module DH1000-3A.  However, there was no 
substantial loss in power output after 35 hour duration of positive PID test, where 
the minor losses observed fall within the repeatability error.  
 
Figure 4.12 Average coulombs passed in 20 & 35 hours durations for all positive 
biased modules  
A metric for the extent of degradation under applied high voltage bias has 
been determined to be - leakage current passed in coulombs per length of frame. 
This has been evaluated from experimental observations to be 1 to 10C/cm for 
onset of severe degradation. Figure 4.12 shows the average no of coulombs 
passed through the grounded frame after 20 hours and 35 hours of PID stress test, 
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for each of the three tested modules under high voltage of +600 V at 85ºC.  
Fraction of power remaining for each module is plotted against number of 
coulombs passed per centimeter frame length. The plot shows the proportional 
correlation between power loss in modules to amount of coulombs passed, where 
power loss was approximately 3-4% at 0.03-0.04C/cm. This further confirms the 
initial assumption of proportionality between module leakage current and 
degradation rate, in addition to linear Arrhenius plots.   
4.3 Phase-II Negative Bias Stress Testing 
As discussed in Chapter 3 a total of 5 modules were used for this PID 
study. For positive bias PID test TC200-2A and DH1000-3A, module Control-1A 
was used. The same Control-1A module was also used for negative bias PID 
stress testing, after 35 hours of positive bias test duration, along with the TC200-
2B and DH1000-3B negative bias modules. Similar to the positive bias PID test, 
modules Control-1A, TC200-2B and DH1000-3B were applied a negative voltage 
of -600 V for 5 hour at 85ºC and the leakage current data was collected through 
the frame. Both dark I-V data and light I-V data were collected after 5hrs negative 
bias for all three modules.   
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Figure 4.13 Arrhenius Plot for Control-1A after 5hrs of negative bias (are 
provided in Appendix A) 




TC200-2B (Ea) DH1000-3B(Ea) 
Positive bias 
(15hrs) 
0.71 eV 0.56 eV 0.76 eV 
Negative bias 
(5hrs) 




0.62eV 0.69 eV 0.68 eV 
 
Figures 4.13 (B and C are provided in Appendix) shows the Arrhenius 
behavior of all three modules at temperature ranging from 25ºC to 85ºC. From the 
slopes of the linear Arrhenius plots, activation energies for each module were 
calculated. The activation energies calculated from Arrhenius plots are listed in 
Table 4.3. 
It was observed that after 5 hours of -600 V negative bias PID, the 
modules lost approximately 85% of their initial power. This was the case for all 
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three test modules that included accelerated stressed modules and the control 
module. Since these are conventional solar cells connected with cell positively 
biased and frame as ground, applying negative high voltage reverse-biases the cell 
p-n junction, leading to module failure. 
 
Figure 4.14 Average coulombs passed from the frame length in 5 hours negative 
PID for all three modules 
Figure 4.14 shows the average number of coulombs passed through the 
grounded frame in 5-hours for each of the three tested modules from phase- II 
under high voltage of -600 V at 85ºC in a thermal chamber.  Fraction of power 
remaining for each module is plotted against number of coulombs passed, per 
centimeter frame length. As can be seen from the plot, in negative bias PID, there 
is no correlation between coulombs passed and the power loss in modules.  Onset 
of severe degradation of modules occurred even at low leakage currents of 0.03-
0.04 C/cm range, when the active layer was negatively biased. This low leakage 
current failure in negative bias modules suggests a new mechanism of severe 
degradation in negative PID.   
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An investigation by Swanson et al. reported this failure mechanism as 
surface polarization effect [10]. Surface polarization occurs due to migration of 
ions under cell reverse-bias leading to an accumulation of positive charges (Na+) 
in the cell active layer in a conventional solar cell. This also affects the fill factor 
efficiency of the module when cell is operated at negative bias voltages with 
respect to the frame as ground. Their study also demonstrated reversibility of PID 
where the accumulated charge can be discharged by applying a reverse polarity; 
reverse of the one that degraded the solar panels. Furthermore the presence of 
Na+ on the active area affects the adhesion properties at EVA/ glass interface, 
leading to delamination and electrochemical corrosion. The cause of failure due to 
negative PID in the current study has been speculated to be polarization effect, 
based on the above analysis. In order to confirm this degradation mechanism and 
for recovery of module performance, a reverse polarity of +600V was applied in 
phase-III to the modules from phase-II.  The possible source of positive charge 
accumulated at the active layer has not yet been definitely identified, but is 
speculated to be positive sodium ions from soda lime glass.  
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Figure 4.15 Electroluminescence images of module Control-1A before and after -
600 V negative PID test cycle 
In Figure 4.15 it is observed from the EL images before and after negative 
PID that the active cell area has reduced after 5hours of high voltage negative 
bias. Comparing both the images before negative PID and after negative PID it 
can be observed that after negative biasing dark-cells on the right side seem to 
exhibit behavior similar to junction shunting, which in turn might affect fill factor 
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Figure 4.16 Infrared (IR) images of module Control-1A before and after -600 V 
negative PID test cycle 
4.4 Phase-III Reverse Polarity (Positive Bias) 
Reverse bias for performance recovery after negative PID 
In order to verify surface polarization effect caused by positive ion 
migration mechanism, which has been speculated as cause of module failure 
under negative PID, a reverse high voltage bias i.e. positive bias of 600 V is 
applied to the failed modules. Because all the modules failed during 5 hour test 
duration of negative bias, a follow up positive bias of 5 hour duration was 
performed. It has been observed that the modules recovered their performance 
after the application of reverse polarity. This shows the surface polarization effect 
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to be probable cause for negative PID degradation. Furthermore it demonstrates 
that this degradation mechanism is reversible, leading to power recovery.   
 




Figure 4.18 Activation energies of three modules for negative bias and after 
reverse bias (positive) 
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Figure 4.19 Light I-V plots of failed control module after negative bias, 
performance recovery after application of reverse polarity (positive bias) 
 
               
Figure 4.20 Light I-V plots of failed TC200-2A module after negative bias, 
performance recovery after application of reverse polarity (positive bias) 
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Figure 4.21 Light I-V plots of failed DH1000-3A module after negative bias, 
performance recovery after application of reverse polarity (positive bias) 
 
 
Figure 4.22 Comparison of power output for negative PID modules - before PID, 
after 35h positive PID, after negative PID failure and after reverse polarity power 
recovery 
Power output in Figure 4.22 show performance losses and module failures 
after negative PID stress on Control-1A, TC200-2B and DH1000-3B modules. As 
illustrated that module power is recovered by a reverse polarity (+600 V) positive 
bias applied to the failed modules in Figures 4.19, 4.20 and 4.21. However the 
power regained was not 100% of the power lost, but was approximately to 70%, 
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as shown in the third column (green color) in the above Figures. It appears that 
there is an irreversible component to power loss due to negative PID, leading to 
unrecoverable performance loss of 15% compared to pre-PID power output.  
 
Figure 4.23 Electroluminescence images of module Control-1A after negative 
PID and after reverse positive PID test cycle 
Figure 4.23 EL images, comparing image on left after negative PID with image 
on right after reverse PID, it can be observed that speculated junction shunting 
behavior for observed power loss seems to have recovered by applying a reverse 
bias to the degraded modules.  
Positive reverse biasing on failed Phase-II control and TC200 modules led 
to the recovery of more than of 60%  and 70% of its initial power respectively, 
whereas in phase-II DH1000 modules it led to a recovery of less than 30% of its 
initial power. From above results and analysis it appears that module power 
recovered only partially by applying a reverse polarity in Phase-III. And further 
the non- recovery of 100% power in Control and TC200 modules seems to be due 
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to a non-corrosive mechanism. Whereas in the case of damp heat stressed module 
DH1000-3B that exhibits only 30% power recovery, degradation appears to be 
due to a corrosive mechanism. 
Table 4.4 Power output and Fill Factor Calculations for Negative PID Modules  
 
4.5 Determination of Series Resistance 
Internal series resistance (Rs) is obtained using two different methods - single 
slope method and two curve I-V method.  
4.5.1 Single -Slope Method 
For the single slope method a single light I-V curve at irradiance 
1000W/m
2
 was collected to determine Rs value, taking 30 points close to Voc. By 
obtaining a linear fit to extracted data, Rs was calculated as inverse of slope of the 
linear curve.  
 
Control-1A TC200-2B DH 1000-3B 
Pmax  FF Pmax  FF Pmax  FF 
Rated @ 
STC 
135  74 135  74 135  74 
Before 
PID 








72.4  44.5 88.8  54.8 37.9  34 
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Figure 4.24 Slope method for Rs calculation from light I-V  
 
Figure 4.25 Slope method for Rs calculation from dark I-V  
Similar to that of light I-V single slope method, Rs from dark I-V data was 
also calculated. Dark I-V data were collected after every 5hrs of PID stress test at 
25ºC under dark no-illumination condition. To maintain the module temperature 
and to keep module in a dark condition an environmental chamber was used to 
enclose the module. Positive and negative leads where connected to the power 
supply. When operated in voltage mode the voltage was gradually increased from 
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0V to Voc of the module and resulting current increase from 0 to Isc was 
measured, with data extracted. The modules were rated at 8.34A Isc and 22.2V 
Voc for all test modules at STC. In dark I-V condition current takes the shortest 
path by travelling directly to the junction, calculated internal series resistance will 
be comparatively low than the light I-V series resistance. Resistance under both 
light and dark I-V conditions is compared for the positive bias modules before 
PID, after 20hours and once more after 35hours of PID (Figure 4.26 and 4.27). In 
this method for calculation of Rs the data points were taken close to Voc. Hence 
the calculated Rs values using single slope method are comparatively higher than 
the other methods. 
  
Figure 4.26 Various Rs values determined from light I-V for all three positive 
biased modules  
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Figure 4.27 Various Rs values determined from dark I-V for all three positive 
biased modules 
4.5.2 Two Curve Method 
The second method used to generate Rs values is known as two curve I-V 
method as outlined in Methodology Chapter 3. This method requires two different 
irradiances G1 and G2 at same temperature condition.  Using a mesh one I-V 
curve was collected at 1000W/m
2
 and the second was collected at 400W/m
2
 using 
a mesh screen.  The mesh screen was placed at a distance of 3inches on the 
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Figure 4.28 Two curve method for Rs calculation  
The slope was calculated using a fixed ∆I from the short circuit current, by 
identifying intersecting (Voc, Isc) points on the two curves from fixed ∆I. The Rs 
is calculated from the intersection points as: 
 
Figure 4.28 shows the measured I-V curves at 1000W/2 and 400W/m
2
 
these data were collected using a Day Star Single I-V curve tracer at similar 
temperatures to determine the Rs values. Using this method Rs values at different 
stages of PID stress test were calculated for each of the three positive bias 
modules.  Respective Rs values calculated for the control module are 0.25 Ω 
before PID stress, 0.27 Ω after 20 hours of positive PID, and 0.29 Ω after 35 
hours of PID. Similarly Rs values for TC200-2A and DH1000-3A are calculated 
before +bias and after 20 and 35 hours of +bias. 
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Table 4.5 Summarizes Light I-V Series Resistance Values of Positive Bias 
Modules  
Rs Single Slope 
Method 





       Control-1A 
 
        0.47 
 
        
      0.50 
  
 
          0.54 
 
        TC200-2A 
        
       0.50 
 
      
      0.50 
 
 
          0.51 
 
        DH100-3A 
       
      0.48 
 
 
  0.50 
 
 
          0.53 
 
Table 4.6 Summarizes Two Curve Method Series Resistance Values of Positive 
Bias Modules 
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Table 4.7 Summarizes Dark I-V Series Resistance Values of Positive Bias 
Modules 
 










After 35Hrs +Bias 
 















               











  74 
Chapter 5 
CONCLUSIONS AND RECOMENDATIONS 
5.1 Conclusions  
Potential induced degradation (PID) test bed was designed and installed at 
Photovoltaic Reliability Laboratory (PRL) of Arizona State University (ASU). 
The PID tests were performed to understand the high voltage induced failure rates 
in field deployed modules. Positive and negative bias potentials at ± 600 V were 
applied to test PV modules. To simulate the effect of high system voltages on 
field deployed modules exposed to extreme atmospheric conditions, PID tests 
were conducted on accelerated stressed modules, including thermal cycled and 
damp heat stressed modules. Results from these tests were compared to PID tests 
on fresh modules. It was observed that under positive bias voltage, exposure of 
modules to high dry temperature did not show any major loss in module 
performance, observed power loss was less than 5% from initial power. When 
negative biased module performance loss was very significant, showed a 90% 
drop from initial power. Leakage currents were observed to be low at ambient 
conditions but increased with temperature elevations from 25ºC to 85ºC, 
exhibiting an Arrhenius behavior. Calculated activation energies were between 
0.6 to 0.8 eV for positive bias modules, and 0.8 to 1.0 eV for negative bias 
modules. In the case of negative-bias failed modules it was observed that the 
failure mechanism was partially (70-80%) reversible by applying a positive 
voltage again. Further analysis needs to be carried out to understand fully the 
effect of   high negative potentials that lead to permanent loss in power.  
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This study was limited to high temperature conditions at 15% relative humidity.  
5.2 Recommendations 
Further PID tests need to be conducted at high relative humidity and high 
temperature conditions. Humidity has been reported to be a potential cause of 
degradation under high system voltages, primarily caused by moisture ingress 
through backsheet and laminate permeation. Moisture ingress through 
backsheet/encapsulant creates a new conductivity path from cell to grounded 
frame, culminating in higher leakage currents. In addition, water vapor causes 
irreversible electrochemical corrosion of various cell components leading to new 
failure mechanisms and performance losses in the modules. Using the new 
instrumentation at ASU-PRL, moisture permeability in backsheet and encapsulant 
can be readily to be measured at various temperature and humidity conditions.    
 In conclusion, PID testing is an important method to understand and 
quantify new degradation mechanisms in PV modules caused by high system 
voltages. This high voltage test method effectively screens for failure rates in new 
and accelerated stressed PV modules, goes further than, and is complementary to, 
standard qualification tests. 
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APPENDIX A  
This appendix A contains Arrhenius analysis plots for the all five modules after 
each PID phase. 
 
                  Figure A.1 Arrhenius plot for Control-1A after 25hours (+bias)  
 
                   Figure A.2 Arrhenius plot for TC 200-2A after 25hours (+bias)  
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                  Figure A.3 Arrhenius plot for Control-1A after 30hours (+bias)  
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                  Figure A.5 Arrhenius plot for Control-1A after 35hours (+bias)  
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                   Figure A.7 Arrhenius plot for Control-1A after 5hrs (-bias)  
 
 
                   Figure A.8 Arrhenius plot for TC 200-2B after 5hours (-bias)  
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APPENDIX B  
This appendix B contains EL and IR for phase –II and phase III modules 
 
Figure B.1 Electroluminescence images of TC200-2Amodule before PID and 
after Positive PID test cycle 
                                               
Figure B.2 Infrared (IR) images of TC200-2A module before PID and after 
positive PID test cycle 
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Figure B.3 Electroluminescence images of DH1000-3A before PID and after 
Positive PID test cycle 
 
Figure B.4 Infrared (IR) images of DH1000-3A module before PID and after 
positive PID test cycle 
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Figure B.5 Electroluminescence images of module TC200-2B before and after -
600 V negative PID test cycle 
 
Figure B.6 Electroluminescence images of module TC200-2B after negative PID 
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Figure B.7 Infrared (IR) images of module TC200-2B after -600 V negative PID 
and after reverse positive PID 
 
 
Figure B.8 Electroluminescence images of module DH1000-3B before and after -
600 V negative PID test cycle 
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Figure B.9 Electroluminescence images of module DH100-3B after negative PID 
and after reverse Positive PID test cycle 
 
Figure B.10 Infrared (IR) images of module DH1000-3B after -600 V negative 
PID and after reverse positive PID 
 
